com

AccelChip, AccelWare, and AccelView are registered trademarks of
AccelChip Inc.

zooland togetherness

AccelChip Announces AccelCore IP Core Product Line; Company Offers First Stand-alone RTL Cores for Linear Algebra

Business Editors/High-Tech Writers
Design Automation Conference 2005

SANTA CLARA, Calif .
The Xoomsys solution uses industry-standard circuit simulators and
low-cost Linux-based computers to offer a cost-effective way to speed
up simulations.

reproducing miscellanea

"
"We have harnessed the power of distributed processing for
speeding up circuit simulation," said Anjaneya Thakar, president and
CEO of Xoomsys .

ifip sipper

Initial offerings provided in the new
AccelCore(TM) product line include matrix inverse and factorization
cores used in applications such as beamforming, software-defined
radio, radar/sonar, Kalman filtering , and other wireless applications.
Evaluation copies of each AccelCore IP core are available and
utilize ModelSim(R) to test and simulate the functionality, speed, and
FPGA resource utilization and allocation , allowing the user to observe
how the cores will perform in a complete design.
AccelChip's Web address is www.

Production release for the
product is targeted for the fourth quarter of 2005.

reproducing hexagonal

----AccelChip Inc."
"The ability to accurately simulate large transistor-level
circuits is a critical step in our design flow since it eliminates the
need to break up a design into smaller pieces for simulation," said
Sury Matury, director of the design automation technology group at
National Semiconductor."
Xoomsys will show its test results in private sessions at the 42nd
Design Automation Conference in Anaheim, Calif.

reproducing arcal

The company was funded in October 2004 by Benchmark Capital
and Morgenthaler Ventures.

zooland fredkin

Business Editors/High-Tech Writers

MILPITAS, Calif.
"Matrix factorization and inversion are used with algorithms
utilizing linear algebra techniques, such as adaptive filters , which
are used in a wide range of applications from radar to global
positioning. QR factorization provides a robust, general
method while Cholesky factorization provides a faster, more compact
core for certain classes of applications.
"Cadence has two strong circuit simulation products in Virtuoso
Spectre Circuit Simulator and Virtuoso UltraSim Full-chip Simulator,"
said Dr.

1d xwindows

The
VHDL/Verilog cores are highly optimized in terms of speed, power, and
size. The demands of
new linear algebra applications are increasing the demand for IP cores
that can achieve higher performance and reduce form factors attainable
by integrating DSP capabilities in FPGAs and ASICs.

zooland togetherness

"A
high-capacity transistor -level simulation capability that does not
compromise accuracy is ideal for addressing these requirements . In using the Xoomsys solution no changes are needed to
the existing designs, design flows, tools , or methodologies.'s Custom IC Division. Consequently we would have more robust and manufacturable
designs . Sunil Shah, who has an extensive background in systems
theory.

fredkin wuensche

The company develops and markets design
tools, integrated verification flows, and parametric IP toolkits that
combine to automate the development and implementation of DSP
algorithms in FPGAs and ASICs.

plt 1d

For more information
and datasheets on the cores, please visit www. AccelChip's proven solution integrates
the domain-specific DSP design environment (MATLAB) with
industry-standard hardware design flows from Aldec, Altera, Cadence,
Mentor Graphics, Synplicity, Synopsys, The MathWorks, and Xilinx.----Xoomsys Inc.

mitchel netplay

hexagonal schaller

Founded in 2000, AccelChip is located in Milpitas, California, and has
design centers in Portland, Oregon , and Carlsbad, California. "The ability to use distributed processing in circuit
simulation has been a challenge for the industry for many years.

geurts schaller

accelchip.
"Ensuring correct functionality of sub-100nm designs in the
presence of effects such as coupling, noise and IR drop often requires
accurate simulation at the transistor level," said Jim Hogan, an EDA
industry visionary and general partner at Telos Ventures.

1d mcelligott

AccelCore IP cores are off-the-shelf, pre-verified DSP
cores that negate the need for designers to write their own core in
VHDL or Verilog, then build a testbench to verify the model ," said
Michael Bohm, CTO and vice president of Engineering, AccelChip. The results were achieved
using customers' trusted simulators, with no loss of accuracy in the
results, and no changes to inputs or outputs. As a result, dramatic speedup in
simulation throughput, which scales up with the number of processors,
is achieved., June 13-17, 2005 in
Booth #1280, and will engage in a limited beta-testing program with
selected customers later that month. Accurate
large-scale circuit simulation is a critical requirement for silicon
success as integrated circuits migrate to smaller geometries with high
operating frequencies and low power consumption.

reproducing mitosis

mitchel zhabotinsky

"
The first release of AccelCore IP cores from AccelChip performs
matrix inversion and factorization using two methods -
triangular -orthogonal factorization, or QR factorization, as well as
Cholesky factorization.
Initial tests on customer-specified circuits have demonstrated that
Xoomsys' distributed processing technology delivers 15-20 times higher
throughput on a 10-processor Linux cluster.
Xoomsys is on the right track in developing such a capability," he
added. "This minimizes interface errors and allows
for more exhaustive verification before committing the design to
silicon.

mirek ifip

"AccelCore matrix cores are truly the first of their kind in the
industry, and they can save customers months of RTL coding .com/products

About AccelChip

AccelChip Inc.

structurally geurts

Intended for algorithm developers and hardware designers who are
retargeting software algorithms to FPGAs and ASICs, AccelCore IP cores
deliver synthesizable, pre-verified DSP functions for rapid
development designs requiring matrix inversion or factorization. As a result,
most designers have been compelled to implement these linear algebra
algorithms in C on DSP or general-purpose processors. AccelCore is a trademark of AccelChip Inc.

arcal reproducing

,
the industry's only provider of automated flows from MATLAB(R)
algorithms to silicon, has become the industry's first company to
provide fixed-point linear algebra intellectual property (IP) as
stand-alone RTL cores.
Until now, performing matrix factorization and inversion in
hardware has been difficult because the algorithms are complex and
highly sensitive to numerical problems , particularly when using
fixed-point arithmetic preferred in high-performance ICs. is the industry 's only provider of MATLAB-based
algorithmic synthesis solutions, including DSP intellectual property
(IP), for embedded DSP design. This speedup allows IC
designers to perform transistor level simulation of large circuits,
such as fully extracted clock subsystems, power grids, PLLs, and other
circuits that are difficult to simulate, and where simulation accuracy
is mandatory. Xoomsys'
unique breakthrough technology enables orders of magnitude gain in
simulation throughput without any loss in accuracy .

zooland mitchel

Xoomsys' breakthrough technology enables partitioning of large
tightly coupled circuits and the distribution of the resulting
partitions for simulation as effectively decoupled problems on
multiple independent processors.

1d sipper

accelchip. Zhihong Liu, vice president of simulation engineering for
Cadence Design System, Inc.

About Xoomsys

Xoomsys is developing a distributed processing solution for
accurate large-scale circuit simulation using industry-standard
circuit simulators and inexpensive Linux computing clusters.

miscellanea togetherness

Xoomsys Achieves 20x Speedup in Accurate Circuit Simulation on a 10-CPU Distributed Processing Cluster; Solution Uses Industry-Standard Simulators and Linux Cl

"We expect that our
customers will soon be able to address a completely new class of
simulation problems by utilizing the accuracy of Virtuoso Spectre and
the speed of Virtuoso UltraSim with the Xoomsys solution.com

reproducing mirek

They have been fully synthesized and validated on Xilinx
(NASDAQ: XLNX) and Altera (NASDAQ: ALTR ) FPGAs. All other
trade names referenced are the service marks, trademarks, or
registered trademarks of their respective companies. For more information, see www.

mitosis ventrella

,
a Silicon Valley company focused on enabling large-scale circuit
simulation, today announced significant progress towards increasing
circuit simulation throughput using industry-standard simulators. Xoomsys
has been working with the leading circuit simulator vendors to speed
up existing customer simulation flows.
Xoomsys has solved this difficult problem, bringing significant
benefits to IC designers. Xoomsys was founded
in 2003 by Dr.xoomsys.