890. Our
experience working with Verific has been excellent .
For more information about Carbon Design Systems, please visit
http://www.com/e/index.

hardware virtual

Verific 's
technology has been licensed in many applications, combined shipping
more than 45,000 end-user copies.m. to 6:00 p. ARM and RealView are registered trademarks of ARM
Ltd.

personal data



com

Verific Design Automation acknowledges trademarks or registered
trademarks of other organizations for their respective products and
services.

What

At the EDS Fair, Carbon Design Systems is demonstrating its virtual system
prototyping software product, SOC-VSP, which allows RTL Verilog and VHDL
designs to easily plug into the ARM RealView SoC Designer
environment.edsfair. Problems can be found and resolved before fabrication --
rather than waiting for FPGA prototypes to be built or silicon to be
delivered.

personal languages

"

About Carbon

Carbon is delivering a high-performance virtual system prototyping solution
that enables a system prototype to be rapidly assembled and functionally
validated on the desktop months before silicon.

graphics vcalendar




Not only can 'C', SystemC, RTL, IP cores, and
transaction-level models be validated together, but Carbon's validation
platform has the speed to execute billions of clock cycles on the
Carbonized RTL to thoroughly test the hardware and software content of a
design.890.1711, Email:
www.

verilog languages

com. Telephone:
(510) 522-1555.

When/Where

Thursday, January 26, & Friday, January 27, 2006 10:00 a.html.

graphics technology


Carbon Design Systems, a leader in virtual
system prototyping, announced today that Maojet Technology Corporation, an
established EDA tool representative, will distribute Carbon's VSP product
family in Taiwan.

"Carbon's VSP allows system architects and embedded software developers to
validate their chip architecture and firmware on a hardware-accurate
software model," explained Ted Tsai, President of Maojet Technology Corp. Today, design reuse and IP
incorporation are imperative for our customers to meet their short product
development windows."





Maojet


"Maojet's long-standing customer relationships will enable Carbon to be
introduced to a broad spectrum of design firms," said Alan Swahn, Vice
President of Marketing and Business Development at Carbon Design Systems.
"They have a successful EDA sales track record and Carbon is a great
addition to their line card.1711, Email:
www.tw
Tel: +886-2-2567-7643 (Taipei)
Fax: +886-2-2561-0756 (Taipei)
Tel: +886-3-542-6428 (Hsinchu)
Fax: +886-3-542-6433 (Hsinchu)
Website: http://www .

data vector

1500, Fax: 781.com

Maojet Technology Corporate Offices Taiwan:
Contact: Ted Tsai, Email: tedtsai@maojet . The SLEC product family is the first commercially available
sequential verification solution that proves functional equivalence
between two IC designs that contain differences in levels of
abstraction and sequential behavior.

verilog personal



About Carbon Design Systems

Carbon is delivering a high-performance virtual system prototyping product
that enables designers to easily validate their hardware and software
months before silicon.

virtual hardware

com.

computers vcard



Business Editors/Technology Editors

ALAMEDA, Calif.
Location: Pacifico Yokohama (Exhibition Hall, Annex Hall)
1-1-1, Minato Mirai, Nishi-ku, Yokohama 220-0012
Booth # 505

Information and Contacts





EDS Fair, Yokohama


To arrange a demonstration time or appointment with Carbon , please contact
Atsushi Ishii at
ishii@carbondesignsystems.

markup vml

"
Adds Michiel Ligthart, Verific 's chief operating officer: "The
Verific team takes great pleasure in working with a company like
Calypto whose goal is to reduce the verification bottleneck.

vector vcard

PRESS RELEASE Carbon Expands Sales Channel Into Taiwan

Maojet anticipates strong demand for Carbon's products
that enable both Verilog and VHDL to be easily incorporated into a
high-performance system simulation, including C, SystemC, and the ARM
RealView SoC Designer environments.carbondesignsystems.

languages personal


"The decision to work with Verific was an easy one for us because
its HDL Component Software is the standard front-end source code, "
says Gagan Hasteer, Calypto's vice president of engineering.m.com. All other companies and products referenced herein are trademarks or
registered trademarks of their respective holders.

technology vrml


"With VSP , our customers can start their chip validation earlier by
leveraging existing RTL design blocks and IP; there's no waiting months for
the development of behavioral models.tw

Carbon Design Systems , VSP, and SOC-VSP are trademarks of Carbon Design
Systems, Incorporated.
"Verific's team is exceptional and its support is unmatched. Facsimile number: (510) 522-1553.
January 26th & January 27th, Pacifico
Yokohama, Yokohama, Japan --

Who

Carbon Design Systems, an innovator in Electronic System Level (ESL) tools
for system validation, based in Waltham, MA. 02451.

3d vcalendar

----Verific Design
Automation today announced that Calypto Design Systems, Inc. SLEC can compare functionality of
designs written in any combination of VHDL, Verilog, SystemC or a
C/C++ hardware description. System architects and
embedded software developers use SOC-VSP throughout the design flow to
validate their system-on -chip (SoC) architecture and firmware on a
hardware-accurate model of the system.

v markup

02451.
Verific 's HDL Component Software of C++ source code-based parsers,
analyzers and elaborators for Verilog and VHDL serves as the standard
front-end for Calypto's breakthrough SLEC(TM) functional verification
software. Corporate headquarters is located
at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501 .verific. SOC-VSP enables multiple levels of design abstraction to be
combined into a single system model.890.CarbonDesignSystems.

personal graphics

We expect a fast sales ramp in this territory,
considering the underserved market for robust ESL tools. Carbon's new software
approach allows multiple levels of abstraction to be validated together
including C, SystemC, RTL, IP cores, transaction-level, and
instruction -level models. It develops and sells
C++ source code-based SystemVerilog, Verilog and VHDL front ends --
parsers, analyzers and elaborators -- as well as a generic
hierarchical netlist database for EDA applications.carbondesignsystems.

Carbon Design Systems, VSP, and SOC-VSP are trademarks of Carbon Design
Systems, Incorporated.

vector hardware

com.1500, Fax: 781.

v vector

PRESS RELEASE Reminder - Carbon to Showcase SOC-VSP(TM) at EDS Fair 2006



Carbon's approach shortens schedules and accelerates time-to -profit by
enabling software validation to occur in parallel with hardware
development.

v languages

Telephone: 781.maojet."

About Verific Design Automation

Verific Design Automation was founded in 1999 by electronic design
automation (EDA) industry veteran Rob Dekker.

technology virtual

890.

Verific Licenses HDL Component Software to Calypto Design Systems; Verific's Tools Serve as Front-End for the Breakthrough SLEC Sequential Equivalence Checker



The company is headquartered at 375 Totten Pond Road, Suite 100/200,
Waltham , MA. Telephone: 781.

vhdl personal

Email:
http://www.

verilog vcalendar

The key to VSP is silicon accuracy and
performance; the ability to execute billions of cycles and boot embedded
operating systems, all with desktop software .

The company is headquartered at 375 Totten Pond Road, Suite 100/200,
Waltham, MA. All other companies and products referenced herein
are trademarks or registered trademarks of their respective holders. For more information about EDS Fair
2006, please visit http://www.

hardware description

com. has
licensed its hardware description language (HDL) Component Software. Models can include: 'C', SystemC, RTL,
processor models, and transaction-level models.

language vml

 You Are Here:  > Top > Computers_Technology > Data_Formats > V    ( Viewing: Top Section )
A community sponsored library.
Search the Web
 
-> Show WiseVault's Web Sites Listing For This Topic

- -
kjjkjk


Loading...

(Note: These pages use the Atlas Content Safeguard System (ACSS) and require that Javascript is enabled for viewing.)